Electrical Characteristics of Atomic Layer Deposited High-k Dielectrics on InN

Ye Jia^a, Amir Dabiran^b, and Uttam Singisetti^a

^a Electrical Engineering Department, University at Buffalo (SUNY), Buffalo, NY, USA, Email <u>yejia@buffalo.edu</u>. ^bSVT Associates, Eden Prairie, MN 55344, USA

InN is a promising channel material for THz electronics due to its low electron effective mass [1]. Low interface state density and low leakage dielectrics on InN are essential for device applications. Here, we first report on the electrical characteristics of atomic layer deposited (ALD) deposited high-k dielectrics on InN.

Since the discovery of lower bandgap of InN in materials grown by MBE, the electron velocities have been predicted to be very high (> 5×10^7 cm/sec) [2]. Experimental data also suggest the high electron velocity potential of InN. These properties make it an ideal candidate for high frequency electronic devices. However, a deep conduction band pinning [3] of the InN surface has been a formidable challenge to practical device applications. Various *in-situ* and *ex-situ* surface cleaning methods have been reported with partial unpinning of the surface [4~8]. However, there has not been any report on dielectric/InN interfaces. Here, we first report on the capacitance-voltage characteristics of ALD deposited dielectrics on InN. Recently ALD dielectrics have been highly successful in realizing low interface state dielectrics on III-V and GaN [4] due to its low damage process and its flexibility in the growth rate, initial bonding configuration. Dielectric deposition on InN by ALD is a promising process.

The layer structure of the InN MOSCAP wafers is shown in Fig.1 (a). The In-polar device was grown by plasma-assisted molecular beam epitaxy (PA-MBE) on sapphire substrate with a 1 μ m thick GaN buffer layer. A thin top InGaN layer was grown to have a lower surface pinning. Fig.2 shows scanning electron microscope (SEM) image and atomic force microscope (AFM) image of InN with and without oxide. Both SEM and AFM show a rough surface and oxide layer follows InN surface completely. ALD dielectrics were deposited with *ex-situ* surface treatments. Hydrochloric acid [5, 6] and ammonia sulfide [7, 8] have been reported to reduce surface electron accumulation and alleviate downward band bending. One wafer was treated by hydrochloric acid (HCl) (~15%) at 50 °C for 10 min and the other one was treated by both hydrochloric acid (~15%) at 50 °C for 10 min followed by ammonia sulfide ((NH₄)₂S) (~44%) at 50 °C for 45min. The wafers were then immediately loaded into the ALD chamber. A composite Al₂O₃/HfO₂ gate dielectric of 14 nm/ 2 nm and 10 nm /10 nm thickness were deposited on the HfO₂ layer was deposited at 150 °C. Next, Ni/Au gate contacts were patterned, followed by BCl₃/Ar RIE to form mesas. Ti/Au was used for the bottom ohmic contacts. The top-view of a finished devices is shown in Fig.1 (b), by following the process flow in Fig.3.

Current-voltage and capacitance-voltage curves were measured using Agilent semiconductor parameter and impedance analyzer respectively. The I-V results in Fig.4 show that the thicker oxide layer provides smaller current leakage. Both samples show good insulating dielectrics with low leakage. The C-V curves at different frequencies in Figs 5 (a) and (b) show the same trend for both samples, they do not show any bulk electron depletion and with increasing of frequency, capacitances decrease. A SILVACO ATLAS simulation (Fig. 6 (a) and (b)) of the structures suggests high interface state densities (~ 3×10^{13} cm⁻²) inside the conduction band.

In conclusion, we report on the electrical properties of ALD deposited dielectrics on InN. Post deposition annealing treatments in forming gas will be investigated to reduce the observed high interface state density.

Acknowledgement: This work was supported by the US Office of Naval Research (ONR) program # N000141310214, monitored by Dr. Paul Maki.

References

- [1] S. P. Fu, et al, Appl. Phys. Lett., 85(9), 2004
- [2] O'Leary, et al, J. Appl. Phys., 113, 2013
- [3] P. D. C. King, et al, Phys. Rev. B, 77, 045316 (2008)
- [4] H. D. Trinh, et al, Appl. Phys. Lett., 97, 042903 (2010)
- [5] C. T. Kuo, et al, Appl. Phys. Lett., 98, 052101(2001)
- [6] A. Nainani et al, J. Appl. Phys., 109, 114908 (2011)
- [7] L. R. Bailey, et al, Appl. Phys. Lett, 95, 192111(2009)
- [8] Y.H. Chang, et al, J. Appl. Phys., 107, 043710 (2010)







Fig.6 Devices simulation on interface trap density in SILVACO ATLAS: high D_{it}, (b) and low D_{it}