## **RIE Induced Roughness and Inversion Mobility on SiC**

<u>Gang Liu<sup>1,2</sup></u>, Yi Xu<sup>1,3</sup>, Voshadhi Amarasinghe<sup>1,3</sup>, Feng Wang<sup>5</sup>, Ayayi C. Ahyi<sup>4</sup>, Tamara Isaacs-Smith<sup>4</sup>, Edward Conrad<sup>5</sup>, John R. Williams<sup>4</sup>, Sarit Dhar<sup>4</sup>, Leonard C. Feldman<sup>1</sup>

<sup>1</sup>Institute for Advanced Materials, Devices and Nanotechnology,<sup>2</sup>Dep't. of Electrical and Computer Engineering,<sup>3</sup>Dep't. of Chemistry and Chemical Biology, at Rutgers University, Piscataway, NJ 08854 USA, <u>liugang@rutgers.edu</u>, <sup>4</sup>Dep't of Physics, Auburn University, Auburn, AL 36849 USA,<sup>5</sup>School of Physics, The Georgia Institute of Technology, Atlanta, Georgia 30332-0430, USA

The need for high power, high temperature energy saving electronics, has led to a renewed interest in SiC based MOSFET type devices. Enhancements in the basic crystal quality and interface passivation suggest that such a SiC MOS based technology can be realized. The trench MOSFET is a desirable configuration given its higher current density than DMOSFET. Beginning with the Si-face surface of SiC, trench side walls correspond to a-faces, including the (11-20) face that displays the highest mobility of any common SiC-4H face (e.g. 85 cm<sup>2</sup>/V-s with a NO POA on epi material **Error! Reference source not found.**, compared to 45cm<sup>2</sup>/V-s on Si-face). However a practical trench MOSFET formed via a Reactive Ion Etch (RIE) is not satisfactory, mainly due to poor MOS channel mobility **Error! Reference source not found.**. RIE introduces roughness to both the bottom and side wall of the trench. A hydrogen based etch process is known to substantially reduce such roughness **Error! Reference source not found.**.

In this study, on a-face 4H-SiC material, we trace the evolution of MOSFET channel mobilities from epi ready to RIE and H etch recovery in Fig.1 and 2, and correlate the mobility to its surface roughness at each step in Fig. 3. A strong and monotonic correlation between surface roughness and mobility reduction is observed. RIE induced surface roughness is found to be the mobility limiting factor and H etch is proven effective in roughness and mobility recovery. Power Spectral Densities method is used to compare AFM data in Fig.4 and table 1, and mobility limiting mechanisms are discussed and compared to past work in SiC and Si.

## References

- [1] G. Liu, et al. 'Enhanced Inversion Mobility on 4H-SiC (1120)Using Phosphorus and Nitrogen Interface Passivation', *IEEE EDL*, Vol. 34, No. 2, February 2013.
- [2] I.A. Khan, et al. "High-voltage UMOSFETs in 4H SiC," *Proc. of the 14th International Symposium on Power Semiconductor Devices and ICs*, pp.157-160, 2002.
- [3] Y. Kawada, et al. 'Technology for Controlling Trench Shape in SiC Power MOSFETs', Vol. 55 No. 2, *FUJI ELECTRIC REVIEW*.
- [4] S. Dhar, et al. "Inversion layer carrier concentration and mobility in 4H–SiC metal-oxide-semiconductor field-effect transistors", *JAP* 108, 054509, 2010.
- [5] S. Potbhare, et al. 'Physical Model Of High Temperature 4H-SiC MOSFETs', *IEEE TED*, Vol. 55, NO. 8, AUGUST 2008.
- [6] T. Yamanaka, et al, "Correlation Between Inversion Layer Mobility and Surface Roughness Measured by AFM", *IEEE EDL*, VOL. 17, NO. 4, APRIL 1996.
- [7] A. Pirovano, A. L. Lacaita, G. Ghidini, and G. Tallarida, "On the Correlation Between Surface Roughness and Inversion Layer Mobility in Si-MOSFET's", *IEEE EDL*, VOL. 21, NO. 1, JANUARY 2000, pp.34-36.



Fig.1. Field effect mobilities with a 2h standard NO anneal, beginning with peak  $\mu$ =85 cm<sup>2</sup>/Vs with epi , then reduced to  $\mu$ =20cm<sup>2</sup>/Vs after RIE roughening and recovered to at least  $\mu$ =50cm<sup>2</sup>/Vs after H etch (under-estimated).



Fig.2. Interface Trap Density  $(D_{it})$  vs energy level 0.2 to 0.6 eV below conduction band, extracted from Hi-Low C-V measurements on companion n-type MOSCAP's. Empty circles are unpassivated, stars and filled circles are epi and RIE with NO anneal at 1175°C 2hr, respectively. RIE+H etch sample NO anneal D<sub>it</sub> is identical to that of epi NO.



Fig.3. (a) and (b) are AFM surface images of 'epi' and 'RIE'(70nm SiC etched) surfaces, taken after MOSFET mobility evaluation and gate oxide removal by HF. The height scales are  $\pm 0.4$ nm in (a) and  $\pm 20$ nm in (b). The corresponding RMS values are 0.095nm and 5.527nm respectively, scan area is  $140^2$  nm<sup>2</sup>. (c) and (d) are Helium Ion Microscope top view and 45°side view images of sample surface immediately after RIE process that removed 350nm SiC and before any additional treatment. The scan area is  $500^2$  nm<sup>2</sup>. After a  $1400^{\circ}$ C 5min H<sub>2</sub> etch process, the surfaces of (b) is recovered epi-like quality as in (a).



Fig.4. Power Spectral Densities from AFM profiles of 'epi' and 'RIE' in red circles and blue Diamonds. The corresponding fittings with Gaussian and Exponential autocorrelation function are in dash and dot lines. Mean free paths of each case calculated from corresponding mobilities are marked by straight lines (same color code).

Table1 peak field effect mobilities from electrical test, the RMS step height  $\Delta$  and the correlation length  $\Lambda$  from Gaussian or Exponential auto-covariance function fitting to PSD.

Surface Condition	Peak Mobility [cm <sup>2</sup> /Vs]	Mean Free Path	Gaussian Fit [nm]			Exponential Fit		
		from mobility $\lambda_m$	Δ	Λ	(Δ*Λ) <sup>2</sup>	Δ	Λ	(Δ*Λ) <sup>2</sup>
		[nm]	[nm]	[nm]	[nm <sup>4</sup> ]	[nm]	[nm]	[nm <sup>4</sup> ]
a-face epi	85	2.89	0.13	22	8.18	0.13	50	42.25
a-face RIE	20	0.58	8	85	4.6E5	10	500	2.5E7