## **Quantum dot superlattice (QDSL) based multi-state MOSFETs and Junction Devices**

F. Jain<sup>1\*</sup>, P-Y. Chan<sup>1</sup>, M. Lingalugari<sup>1</sup>, J. Kondo<sup>1</sup>, E. Suarez<sup>1</sup>, P. Gogna<sup>1,2</sup>, J. Chandy<sup>1</sup>, E. Heller<sup>3</sup> <sup>1</sup>ECE Dept., UConn, Storrs, CT 06269, <sup>2</sup>Intel, Hudson, MA, <sup>3</sup>Synopsys, Ossining, NY 10562 \*Email: fcj@engr.uconn.edu

A QDSL layer is comprised of an array of individually cladded quantum dots (QDs) such as SiO<sub>x</sub> (1 nm) -cladded Si (3-4nm) QDs and GeO<sub>x</sub>-Ge QDs. QDSL is modeled as a superlattice which exhibits energy mini-bands. Each layer of cladded Ge/Si QDs represents a two-dimensional semiconductor. Unlike recently reported two-dimensional semiconductors [1], the energy band gap (as well as mini-band widths) can be tuned by the dot size, cladding thickness, and dotcladding energy barrier heights [2]. We have demonstrated a variety of field-effect transistor structures incorporating QDSL layer either in gate or channel or both. In contrast to conventional FETs, they exhibit multi-state behavior that is relevant to multi-bit processing. These include: (a) 3-state ID-VG behavior in quantum dot gate (QDG) Si and InGaAs FETs (Fig. 3a)[2], where QDSL in the gate is separated from the channel by a very thin tunneling layer, (b) 4-state quantum dot channel (QDC) FETs (Fig. 3c)[3]; and (c) spatial wavefunction switched (SWS) FETs which comprise 2- or more quantum well/quantum dot channels exhibiting 4-state characteristics (Figs. 1, 2)[4]. This paper presents experimental I-V characteristics of p-Si/n-GeO<sub>x</sub>-Ge QDSL devices showing steps, and explains carrier transport using superlattice miniband model.

Figure 1a shows a 4-quatum well channel SWS-FET along with simulations of charge distribution at several voltages (Figs. 1b, 1c). Fig. 2a shows the C-V behavior of a fabricated InGaAs SWS MOS device (Fig. 1a), where the peaks show electrons in different quantum well channels. Fig.2b shows the experimental C-V for a quantum dot channel SWS MOS device showing multiple capacitance peaks in inversion as well as accumulation [4]. Figure 3a shows a Ge quantum dot gate (QDG) InGaAs FET with characteristics shown in Fig. 3b. QDC FET is shown in Fig. 3c with its measured multi-state Id-Vg characteristics in Fig. 3d.

Figure 4a shows the Ge QDSL mini energy bands computed using Kronig-Penny model [3]. Fig. 4b shows schematic cross-section of an n--Ge QDSL/p-Si diode. The diode characteristics are shown in Fig. 4c [5]. The injected holes recombine with electrons in the Ge-QDSL layer. Initially at low current values, the carrier transport is in the first mini-band which has a limited capacity to accommodate injected carriers. Once the mini-band is completely filled, the current saturates until an increase in the forward bias voltage reduces the separation between the Fermi level and the lower edge of the second mini-energy band. This is correlated with a step in I-V characteristics. From Fig. 4a, we can compute the magnitude of voltage at which the electrons from the second and 3<sup>rd</sup> mini-bands start to participate in current conduction.

Multi-state characteristics enable multi-bit logic and memory cells [6, 7]. These may result in significant space savings in microprocessors where SRAMs comprise significant die area. **REFERENCES:** 1. S. Tongay J. Zhou, C. Ataca, K. Lo, T. Matthews, J. Li, J. Grossman, and J. Wu, Nanoletters, 12, pp. 5576-5580, 2012.

2. F. C. Jain, E. Suarez, M. Gogna, F. Alamoody, D. Butkiewicus, R. Hohner, T. Liaskas, S. Karmakar, P-Y. Chan, B. Miller, J. Chandy, and E. Heller, J. Electronic Materials, 38, pp. 1574-1578, August 2009.

4. F. Jain, P-Y. Chan, M. Lingalugari, J. Kondo, E. Suarez, P. Gogna, B. I. Miller, J. Chandy, and E. Heller, "SWS FETs and Memory Cells using Quantum Dot Channel and II-VI Gate Insulators", Proc. of II-VI Workshop, 2013.

<sup>3.</sup> F. Jain, S. Karmakar, P.-Y.Chan, E. Suarez, M. Gogna, J. Chandy, and E. Heller, "Quantum Dot Channel (QDC) FETs Using II-VI Barrier Layers", J. Electronic Materials, 41, 10, pp. 2775-2784, August 2012.

5. P-Y. Chan et al., CMOC Proc. March 11, 2013 (Yale University, New Haven, CT).

6. P.Gogna et al. 2012 Lester Eastman Conference, August 7-9 (Providence, RI).

7. S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, R. Varada, M. Ratta, and S. Vora, A 45nm 8-core enterprise Xeon® processor, A-SSCC, pages 9–12, 2009.

